Design Integrity Status Report
------------------------------

Report Written:     Monday, October 21, 2024
Project Path:       C:\Users\soac-gj2\Desktop\ws24-5\easypc\amp1.prj
Design Path:        C:\Users\soac-gj2\Desktop\ws24-5\easypc\amp1.pcb
Design Title:       
Created:            14/10/2024 15:17:56
Last Saved:         21/10/2024 14:50:54
Editing Time:       116 min
Units:              mm (precision 2)


Checking integrity of Schematic "C:\Users\soac-gj2\Desktop\ws24-5\easypc\amp1sch.sch" with PCB "C:\Users\soac-gj2\Desktop\ws24-5\easypc\amp1.pcb"
=================================================================================================================================================

The designs are the same.


End Of Report.
